

		FVFI	(12)-
SURFAC	CE AND INTER	FACE DEPLETION COR	RRECTIONS TO FREE
CARRII	ER DENSITY D	ETERMINATIONS BY F	HALL MEASUREMENTS
	00	by	
	David Wo	Chandra, Colin E.Codard, Lester F.	C. Woods /
	School o	rnell University f Electrical Engin	neering 422 Jun 19
	(15)	N90014-75-C-9739 Value 1979 ABSTRACT	\$ 230 J

Errors in the determination of $(N_{\widehat{O}}-N_{\widehat{A}})$ for semiconductor epitaxial layers by the Hall method can result if corrections for carrier depletion are omitted in the calculations. Simple practical procedures are discussed to correct for carrier depletion that occurs in epitaxial layers at their free surfaces, and their interfaces with semi-insulating substrates. Theoretical estimates of carrier depletion in GaAs indicate that depletion regions can extend several microns into high purity epitaxial layers, and can cause $(N_{\widehat{O}}-N_{\widehat{A}})$ to be considerably underestimated. Experimental evidence is presented in support of the theory.

Accession For

NTIS GRA&I
DDC TAB
Unannounced
Justification

By
Distribution/
Availability Codes

Availability codes


Available

Available

Available

Available

Available



79 07 16 152

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

I. INTRODUCTION

Characterization of semiconductor epitaxial layers usually includes the determination of free carrier density $\left(N_D^{-}N_A^{-}\right)^*$ by Hall measurement and C-V profiling. This paper draws attention to errors which can be made in interpreting the data from the former method if depletion effects caused by surface state pinning of the Fermi level and the band bending at the interface with semi-insulating substrates are not considered. For uniform samples, Hall measurements essentially determine the free carrier density per unit area, Q, given by

$$Q = \frac{r_H I B}{q V_H}$$
 (1)

where r_H is the Hall scattering factor, I the current, B the magnetic field normal to the current, V_H the Hall voltage normal to both I and B, and q the electronic charge.

The free carrier density per unit volume, n, can be obtained from Q by the equation

$$n = \frac{Q}{\ell_e}, \qquad (2)$$

where ℓ_e is the thickness of the region that is electrically

^{*}Strictly speaking the free carrier density can be significantly less than ND-NA at low temperatures and higher carrier densities (> 10¹⁵), however in most cases at room temperature the ionization is close to 100%.

conducting. This may not be the same as the metallurgical thickness of the epilayer, $\ell_{\rm m}$.

II. FREE SURFACE DEPLETION

In fact, if surface states pin the Fermi level at the surface to a value E_{FS} in the forbidden gap, (as is usually the case for air exposed or chemically prepared semiconductor surfaces), then carrier depletion occurs in the region below the surface. Depleted carriers become trapped in immobile surface states and do not contribute to the electrical conductivity and hence the Hall voltage [1].

The built-in potential V_{BS} is given by

$$V_{BS} = \phi_B - \frac{kT}{q} \ln \frac{N_C}{N_D - N_A}$$
 (3)

where $\phi_B = E_{CS} - E_{FS}$, k is the Boltzmann constant, T is the temperature, N_C is the effective density of states at the conduction band minimum, and E_{FS} and E_{CS} are the Fermi level and the conduction band minimum respectively at the surface (Fig. 1). N_C is obtained from [2].

$$N_c = 4.83 \times 10^{15} \times (m_n^*/m_o)^{3/2} T^3/^2 cm^{-3}$$

where (m_n^*/m_0^*) is the relative density of states effective

mass of electrons.

In the abrupt depletion edge approximation, this leads to a depletion width at the surface given by

$$\left[\frac{2\varepsilon\varepsilon_{o}^{V}_{BS}}{q(N_{D}-N_{A})}\right]^{1/2}$$

where $\epsilon_{\rm O}$ is the permittivity of free space, and ϵ is the relative permittivity of the semiconductor. More accurately, the effective depletion width $\ell_{\rm S}$, defined as the ratio of the charge depleted per unit area to N_D-N_A is obtained by [3].

$$x_{s} = \left[\frac{2\varepsilon\varepsilon_{o}(V_{BS} - kT/q)}{q(N_{D}-N_{A})}\right]^{1/2}$$
(4)

Using equations (3) and (4), if ϕ_B is known, then ℓ_S can be calculated as a function of (N_D-N_A) .

In the specific case of GaAs, it has been found from $1/C^2$ vs. V extrapolations for Schottky barriers evaporated in-situ onto M.B.E. films that the Fermi level is pinned in all normal surfaces at approximately 0.6 eV below the conduction band. [4] Photoemission measurements agree with this value. [5]

Higher values determined by metal Schottky barrier I-V and C^{-2} -V extrapolations have been shown [6] to be caused

by interfacial oxides, and as such do not contribute to the surface region depletion. Thus the lowest measured value of the surface barrier height should be used in the corrective procuedure suggested herein.

Fig. 2(a) shows the surface depletion width $\ell_{\rm S}$ calculated for GaAs using $\phi_{\rm B}$ = 0.6 eV, plotted against N_D-N_A.

III. INTERFACE DEPLETION

Carrier depletion from the layer at its interface with the S.I. substrate depends on the density of free carriers (N_D-N_A) in the epilayer relative to the density of unfilled electron traps N_T in the substrate. (These traps could be unionized deep acceptors, such as chromium, or ionized deep donors, such as oxygen).

Electrons diffuse from the n region to the substrate and become trapped in the unfilled deep levels, where they are immobilized. The space charge region on the semi-insulating side has a negative density N_{T} . The contact potential, given by

(where E_T is the energy level of the electron traps) is divided into components V_n and V_{SI} equal to the band bending on the n and the S.I. sides of the interface respectively (Fig. 3(a)).

Assuming, for simplicity, the abrupt space charge region approximation, V_{n} is obtained from the equations

$$v_n + v_{SI} = v_{BI}$$

$$V_n/V_{SI} = N_T/(N_D-N_A)$$

so that

$$v_{n} = v_{BI} \left[1 \div \frac{N_{D} - N_{A}}{N_{T}} \right]^{-1}, \qquad (6)$$

which leads to a general expression for the interface depletion width

$$\ell_{i} = \left[\frac{2\varepsilon\varepsilon_{o}(V_{n} - kT/q)}{q(N_{D}-N_{A})}\right]^{1/2}$$
(7)

in analogy with Eq. (4).

The density N_T varies widely for commercially available semi-insulating GaAs, typically in the range 10^{15} to 10^{17} cm⁻³ and its value is not usually available, or easily determined. This restricts the usefulness of equations (6) and (7). However, for low doped n⁻¹ layers (FET buffer layers, for example) with n in the 10^{13} or 10^{14} cm⁻³ range, N_D - N_A can be assumed << N_T , so then $V_n \simeq V_{BI}$ (Fig. 3(b)) and

$$\ell_{i} = \left[\frac{2\varepsilon\varepsilon_{o}(V_{BI} - kT/q)}{q(N_{D}-N_{A})}\right]^{1/2}$$
(8)

The chromium trap level in GaAs has been measured to be approximately 0.75 eV below E_C [7,8]. Using this value, ℓ_1 is plotted against (N_D-N_A) in Fig. 2(b).

At the other extreme, if (N_D-N_A) is >> N_T , as can be the case for FET active layers grown directly on S.I. substrates, partial depletion occurs in the epilayer to a depth of the order of λ_D , where

$$\lambda_{D} = \left[\frac{\varepsilon \varepsilon_{O}^{kT}}{q^{2}(N_{D}-N_{A})}\right]^{1/2}$$

is the debye length of the n layer. For N_D - N_A = 10^{17} cm⁻³ in GaAs, λ_D at 300° K is = 140 Å, so ℓ_i can usually be neglected. Furthermore, the space charge created in the substrate by electrons diffusing in from the epilayer, consists largely of free carriers (Fig. 3(c)) within a few debye lengths from the interface. This further reduces the effective interface depletion width.

The electrical thickness of the epilayer should hence be taken as $\ell_e = \ell_m - \ell_s - \ell_i$ to account for surface and interface depletion.

Of course, for homogeneous Hall samples, the correction would be $l_e = l_m - 2l_s$.

IV. PRACTICAL APPLICATIONS

1) High purity GaAs "buffer layers":

It is seen from Fig. 2 that for high purity material,

the total depletion thickness can be several microns. To achieve high purity epitaxial layers by LPE, it becomes necessary to grow at low temperatures ($\simeq 700^{\circ} \text{C}$) [9]. This significantly limits the thickness of epilayers that can be grown conveniently (to about 15 microns). In such situations, the thickness correction factor $\ell_{\text{m}}/\ell_{\text{e}}$ for $N_{\text{D}}-N_{\text{A}}$ can be considerable. Indeed, if $\ell_{\text{S}}+\ell_{\text{i}}$ exceeds ℓ_{m} , the entire layer will be depleted, and no conduction will be observed in the absence of light.

2) GaAs FET Layers:

Another practical situation that requires correction for depletion, is the characterization of submicron GaAs FET active layers doped at ${}^{2}10^{17}$ cm⁻³ grown on semi-insulating substrates with or without a high sheet resistivity buffer layer. In Fig. 4, calculated values of the apparent (N_D-N_A) are plotted against the real (N_D-N_A) assuming $\ell_e = \ell_m - \ell_s$.

3) <u>Surface Conversion</u>:

A third practical case to be considered is that of surface electrical conversion of semi-insulating substrates on heat treatment [10]. When quantitative estimation of the free carrier density formed by conversion is carried out by sheet conductivity or Hall measurements, e.g. [11], the surface and interfacial depletion corrections will re-

sult in an underestimation of the extent of conversion or indicate no conversion at all.

Finally, if a layer is grown on such a semi-insulating substrate with a p⁺ converted surface, not only does the p⁺ layer cause a depletion width given by Eq. (8), with

$$V_{BI} \approx \frac{1}{q} \left\{ E_{g} - kT \hat{x}_{n} \frac{N_{c}}{N_{D}-N_{A}} \right\}$$

but it can also conduct in parallel with the epilayer*, causing the measured value of the electron mobility in the layer, μ_n , to be low. For such a case a simple analysis shows that

$$\mu_n' = \frac{\sigma_{en}\mu_n - \sigma_{ep}\mu_p}{\sigma_{en} + \sigma_{ep}} \tag{9}$$

where

 $\sigma_{en} = qnt_n u_n$ is the sheet conductivity of the n layer.

op = qptpup is the sheet conductivity of the ptconversion layer.

 t_n and t_p are the electrical thicknesses of the n and the p⁺ layers, and

^{*}This will happen when the tin dots used for alloyed ohmic contacts to the epilayer also form n - p junctions with the underlying p conversion region, and when the voltages that develop across the contacts cause these junctions to break down.

 μ_{n} and μ_{p} are the majority carrier mobilities in the two regions.

Usually $\sigma_{n}^{\mu} \rightarrow \sigma_{p}^{\mu}$, which gives

$$\mu'_{n} \simeq \mu_{n} (1 + \sigma_{n} / \sigma_{n}).$$
 (10)

This discussion has treated only n type material. However, p-type material is subject to an analogous treatment. Fermi level pinning by surface states causes band bending in the opposite direction, and a depletion region exists at the surface. An analogous treatment is also valid at the interface with a semi-insulating substrate, where the density of excess electron traps, $N_{\rm T}$, is replaced by the density of occupied deep levels.

V. EXPERIMENTAL RESULTS

As an example of the application of the foregoing concepts, Figure 5 shows the results of a Hall study of Sn doping in 16 epilayers of varying thickness listed in Table I, grown on semi-insulating substrates by liquid phase epitaxy. The magnetic field for the measurements was 2 KG., and the sample type was a 6 point "bridge" ultrasonically cut through the epilayer with the substrate remaining to support the layer and its contact arms. The lower line in Fig. 5 is a least squares fit to the uncorrected net carrier concentration calculated from Equations (1) and (2), with the values of $r_{\rm H}$ obtained

from theoretical calculations to be published by A. Chandra. 12 The upper line is a least squares fit to the points after they have been adjusted for surface and interface depletion widths found from Figs. (2a) and (2b), respectively, using an interative procedure. Also indicated by the circled points are values of N_D - N_A obtained from Schottky barrier capacitance measurements on 3 epilayers with Sn doped n^+ substrates, grown simultaneously with 3 of the Hall samples. It can be seen that the depletion corrections have produced agreement between Hall and capacitance measurements within 12% which is just within the experimental errors for the two methods. Without the correction there is a 30% discrepancy at $1 \times 10^{15}/\text{cm}^3$, and even larger percentage discrepancies at lower doping.

Possible differences in carrier concentration in epilayers on the two types of substrate due, for example, to diffusion from the substrate, have been discounted on the basis of the following: (1) The doping profile of layers on the n⁺ substrates is flat to within a few percent over 90% of the thickness; (2) Capacitance measurements made on other epilayers on semi-insulating substrates are in agreement with these results as long as the undepleted portion of the layer is thick enough to avoid contribution of a significant series resistive component to the diode impedance; (3) Properties of the layers are unaffected by differences in growth time; (4) Analysis of 77°K mobility indicates on the order of only 1.5x10¹⁴/cm³ residual ionized impurities, and (5) The results are in agreement with other measurements of the Sn distribution coefficient made on layers with higher doping times thickness product. ¹³

V. ACKNOWLEDGEMENTS

The authors are grateful for helpful discussion with Drs. D.V. Morgan and J. Devlin. We are also indebted to the following agencies for support during the execution of this publication.

Amitabh Chandra - Office of Naval Research

Colin E.C. Wood - Army Research Office

David Woodard - Air Force Office of Scientific Research.

Table II-1. Properties of Epilayers at $77^{\rm O}{\rm K}$

	Thickness, &m	[Sn]	Hall factor,	r _H IB	r _H IB
Wafer No.	(mm)	at %	$^{ m H_{J}}$	$eV_{\mathrm{H}}\ell_{\mathrm{m}}$ x10 ¹⁴ /cm ³	$eV_{H}[\ell_{m}^{-}(\ell_{s}^{+} \ell_{i})]$ $\times 10^{14}/cm^{3}$
3652-12-130	21.1	6900.	1.15	0.973	1.30
3652-12-132	18.0	6900.	1.15	0.584	868.
SI-637	5.0	.0072	1.21	0.269	1.96
3652-104A	5.4	.010	1.23	0.938	2.80
3652-104B	5.5	.010	1.18	1.28	3.23
3652-105A	8.1	.010	1.22	1.33	2.50
SI-638	8.9	.0145	1.24	1.63	3.22
3652-2-126	10.4	.0199	1.20	3.39	4.63
SI-639	5.0	.0215	1.23	3.07	6.37
SI-643	6.4	.0237	1.28	4.22	6.91
SI-644	5.1	.0237	1.26	3.28	6.64
SI-640	3.7	.0286	1.26	3.96	8.77
SI-641	4.4	.0358	1.26	5.50	9.83
3652-106A	8.7	.040	1.29	8.39	10.64
3652-109	5.0	.040	1.29	6.34	10.17
SI-642	3.7	.082	1.37	16.3	24.22

VI. REFERENCES

- D. Woodard, presented at Workshop on Compound Semiconductor Materials and Devices, San Francisco, CA., Feb. 1978, Proc. unpublished.
- J. P. McKelvey, Solid State and Semiconductor Physics, p. 265, Harper and Row (New York) and John Weatherhill, Inc. (Tokyo).
- 3. A.M. Goodman, J. Appl. Phys., 34, p. 329, (1963).
- 4. J. Massies, P. Devoldere, P. Etienne and N.T. Linh, Proc. Intern. Vac. Conf., Vienna, p. 639, (1977).
- 5. P. Pianetta, I. Lindau, W.E. Spicer and C.M. Garner, Proc. 7th Intn'l Vac. Conf., 23rd Intn'l Conf. Solid surfaces, (Vienna 1977), p. 615.
- B.R. Pruniax and A.C. Adams, J. Appl. Phys., 43, 1980, (1970).
- 7. D.C. Look, Solid State Comm., 24, 825, (1977).
- 8. G.M. Martin, A. Mitonneau, A. Mircea, Electron Lett., 13, 192, (1977).
- 9. H. Morkoc and L. F. Eastman, J. Cryst. Growth, <u>36</u>, 109, (1976).
- J. Barrera, Proc. Cornell E.E. Conf. on Active Semiconductor Devices for Microwave and Integrated Optics, Cornell University, Colege of E.E., 135, (1975).
- 11. W. Y. Lum, and H.H. Wieder, Appl. Phys. Lett., 31, 213, (1977).
- 12. A. Chandra and L. F. Eastman, to be published.
- 13. M.B. Panish, Jour. Appl. Phys., 44, 2659, (1973).

VII. FIGURE CAPTIONS

- Fig. 1 Simplified model of surface band bending associated with surface state pinning of the Fermi level.
- Fig. 2 The estimated (a) surface depletion width ls and (b) interface depletion width li, as functions of free carrier densities in n:GaAs at 77°K and 295°K.
- Fig. 3 Simplified band diagrams at the n epilayer S.I. substrate interface for

(a)
$$N_D - N_A \simeq N_T$$

(b)
$$N_D - N_A \ll N_T$$

and (c)
$$N_D-N_A >> N_T$$

where N_{T} = excess trap density in the substrate.

- Fig. 4 Calculated curves for apparent net donor density vs. real net donor density in GaAs at room temperature, for N_D - N_A >> N_T , assuming \emptyset_B = 0.6V, for various epilayer thicknesses ℓ_m . (For (N_D-N_A) >> N_T interface depletion is unimportant).
- Fig. 5 N_D - N_A as a function of Sn concentration in the melt for the epilayers listed in Table I.

LIST OF SYMBOLS

N _D -N _A	net donor density (assumed equal to the free electron concentration), meter ⁻³ .
Q	free carrier density per unit area, meter 2.
v _H	Hall factor, dimensionless.
I	Current, amperes.
В	Magnetic field, Webers/meter ² .
P	Electronic charge, coulomb.
v _H	Hall voltage, volts.
n	Free electron density.
^l e	electrical thickness of epilayer, meters.
^L m	metallurgical thickness of epilayer, meters.
l _s	effective surface depletion thickness, meters.
^l i	effective interface depletion thickness, meters.
V _{BS}	Built in potential at surface, volts.
ø _B	Surface barrier height, volts.
k	Boltzman constant, eV/Kelvin
T	Temperature, ^O Kelvin
N _c	Effective density of states at conduction band edge, cm ⁻³ .
E _{FS}	Fermi level at surface, eV.
Ecs	Conduction band minimum at surface, eV.
m*	Effective mass (density of states) of electrons, gm.
^m o	Real electron mass, gm.
ε	Dielectric constant (static).
€ _o	Permitivitty of free space farads/meter.

Density of unfilled electron traps. NT Built in potential at interface. VRI Conduction band mimimum, eV. E Trap level, eV. ET Vn Band bending at interface on n side. Band bending at interface on SI side. VSI Debye length in epilayer, meters. A_D Band gap, eV. Eg Measured electron mobility of n epilayer grown μn on p conversion layer, cm2/V.sec. Hole mobility in p converted layer, μp Sheet conductivity of n epilayer, mhos. on Sheet conductivity of p converted layer, mhos. σпр Electrical thickness of n epilayer, cm. tn Electrical thickness of p layer, cm. tp

Note: In all equations, mksc units are used unless specifically mentioned otherwise. However, after calculations, several of the quantities may be converted to practical units, and quoted thus.

